


User's Manual

SYG-70CP



FDI *Future Designs, Inc.*
Your Development Partner
996 A Cleaner Way, Huntsville, AL 35805

Important Legal Information

Information in this document is provided solely to enable the use of Future Designs, Inc. (FDI) products. FDI assumes no liability whatsoever, including infringement of any patent or copyright. FDI reserves the right to make changes to these specifications at any time, without notice. No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, for any purpose, without the express written permission of Future Designs, Inc. 996 A Cleaner Way, Huntsville, AL 35805.

NOTE: The inclusion of vendor software products in this kit does not imply an endorsement of the product by Future Designs, Inc.

SyG™ is a trademark of Future Designs, Inc.

Renesas Synergy™ is a trademark of Renesas Electronics Corporation.

Microsoft, MS-DOS, Windows, Windows XP, Microsoft Word are registered trademarks of Microsoft Corporation.

Other brand names are trademarks or registered trademarks of their respective owners.

Printed in the United States of America.

For more information on FDI or our products please visit www.TeamFDI.com.

© 2017 Future Designs, Inc. All rights reserved.



Table of Contents

Important Legal Information.....	2
1 SYG-70CP Overview.....	6
1.1 Introduction	6
1.2 ESD Warning.....	6
1.3 SYG-70CP Block Diagram.....	7
2 Board Layout	8
2.1 Component Layout.....	8
2.2 Board Dimensions	10
3 Input Power Sources	11
3.1 5V input via USB Mini-B (P2)	11
3.2 Alternate Power Connection (J5)	11
3.3 Power Requirements.....	11
3.4 USB Power (P2)	12
3.5 70-pin Expansion Connectors (J6 & J7)	12
3.6 Alternate Power & Communication Interface Connector (J5).....	13
4 Renesas Synergy S7G2 Microcontroller	14
5 Development Tools	15
5.1 e2 studio.....	15
5.2 IAR Embedded Workbench® for Synergy.....	15
5.3 Synergy Software Package (SSP)	15
5.4 TraceX®.....	15
5.5 GUIX Studio™	16
5.6 Renesas Verified Software Add-Ons	16
5.7 Renesas Qualified Software Add-Ons	16
6 Board Support Package (BSP).....	17
7 Memory.....	18
7.1 32 MB External SDRAM.....	18
7.2 16MB QSPI Flash, MX25L12835FMI-10G	21
8 Peripherals	23
8.1 LCD Panel.....	23



8.1.1	7.0" TFT WVGA 800 x 480 PCAP Touch Screen Display (-70CP models only)	23
8.1.2	Backlight Generator	24
8.1.3	LCD Interface	25
8.1.4	LCD Power Switch.....	26
8.1.5	LCD Bias Voltage Generator	27
8.1.6	PCAP Touch Interface.....	27
8.2	Wi-Fi and Bluetooth Low Energy.....	27
8.2.1	Wi-Fi Module.....	28
8.2.2	BLE Module	29
8.3	SD card interface	30
8.3.1	microSD Card Insertion Instructions	32
8.3.2	microSD Card Removal Instructions.....	33
8.4	USB Device	33
8.5	Real-Time Clock.....	34
8.5.1	Supercapacitor Backup.....	35
8.5.2	Off-Board Battery	36
8.6	Audio Amplifier	36
8.6.1	On-Board Speaker	38
8.6.2	Optional On-Board Buzzer.....	39
8.6.3	Optional Off-Board Speaker Support.....	40
8.7	3-Axis Accelerometer	41
8.8	Temperature Sensor.....	42
8.9	Ambient Light / Proximity Sensor	43
8.10	PMOD Type 2A Connector with SPI and optional I2C	44
8.11	Cortex-M 9-pin JTAG Debug Connector	45
8.11.1	10 Pin Tag-Connect	47
8.12	XBee Expansion Socket.....	49
8.12.1	XBee supercapacitor	52
8.13	Expansion Connectors.....	53
8.13.1	50 Pin Primary Expansion Connector (J7)	61
8.13.2	20 Pin Secondary Expansion Connector (J6)	64



8.13.3	10 Pin Alternate Power & Comm Interface.....	67
9	Security – TO136 Secure Element	68
10	Programming Methods	69
10.1	JTAG / SWD	69
10.2	SCI Boot	70
11	Additional Information.....	72
11.1	UbiquiOS Wireless Stack	72
11.2	70-pin Breakout Expansion Board.....	73
11.3	Additional Expansion Board Support	74
12	Support.....	76
12.1	Where to Get Help	76
12.2	Useful Links	76



1 SYG-70CP Overview

1.1 Introduction

The Future Designs, Inc. Σ yG™ (pronounced “sig”) Family provides a complete and qualified Graphical User Interface (GUI) / Human Machine Interface (HMI) platform for the rapid release of customer products. The core of Σ yG is Renesas Synergy™ – a comprehensive and integrated software-based microcontroller platform. FDI adds the Synergy platform to its GUI hardware, systems, and production expertise. The result is a sum of high-quality products that provide a robust and proven source for GUI and HMI solutions:

$$\Sigma yG = \text{Renesas Synergy} + \text{GUI}$$

1.2 ESD Warning

The SYG-70CP is shipped in a protective anti-static package. Do not subject the module to high electrostatic potentials. Exposure to high electrostatic potentials may cause damage to the boards that will not be covered under warranty. General practice for working with static sensitive devices should be followed when working with the kit.



1.3 SYG-70CP Block Diagram




Figure 1 - SYG-70CP Block Diagram



Board Layout

1.4 Component Layout




Figure 2 - Component Layer (Top)






Figure 3 – Component Layer (Bottom)



1.5 Board Dimensions




Figure 4- Board Dimensions

Note: Mounting holes are .167" in diameter and are not threaded, but do provide Earth Ground

Not Pictured: SYG-70CP Total Height – 822 mil, Height off PCB – 319 mil



Copyright ©2017,
Future Designs, Inc

2 Input Power Sources

The SYG-70CP can be powered multiple ways depending on your requirements. The various power input methods are described below.

Input power requirements are 5V \pm 5%, 1 A minimum.



2.1 5V input via USB Mini-B (P2)

The most convenient power source available to the SYG-70CP is the USB Mini-B connector. This connector is labeled "NO USB" "INPUT ONLY! 5V 1A MIN" so that it cannot be confused with the USB Mini-B Device port. No data is sent over this cable, it is strictly for powering the SYG-70CP.



2.2 Alternate Power Connection (J5)

The alternate power connector comes in the form of the DF13A-10P-1.25H connector. This connector accepts the DF13-10S-1.25C socket connector. Pins 4 and 5 accept 5V and pins 6 and 7 accept Ground. The remaining lines are for use with COMMs and will be described in the peripheral section of this manual.



ALTERNATE POWER & COMM INTERFACE

2.3 Power Requirements

2.4 USB Power (P2)

Rating: +5VDC \pm 5%, 1A Minimum Input

+5VDC \pm 5% is the input power range specification. The +5VDC output level to either the Expansion Board connector or the 5V devices may be affected if the +5VDC input power is not within specifications.

For reference on the USB output port from the μ EZ GUI, the following are the specifications:

- USB High Power Specifications are 500mA maximum, and 4.75V to 5.25V standard.
- USB Low Power Specifications are 100mA maximum, and 4.4V to 5.25V standard.

2.5 70-pin Expansion Connectors (J6 & J7)

Rating: +5VDC \pm 5%, 300mA Maximum Output (1A Minimum if Input)

The SYG-70CP can provide a maximum of 300mA of 3.3V power for “external use” over the expansion connectors J7 (50 pin) and J6 (20 pin).

If more than 300mA of 3.3V is needed for an expansion board:

- Then the primary power input (i.e. 5V) should be located on the expansion board rather than on the SYG-70CP
- The expansion board should include its own 3.3V voltage regulator
- Ensure the 3.3V voltage rails of the SYG-70CP & Expansion Board are not connected.
- The SYG-70CP should be powered using 5V from the expansion board over the 70-pin breakout, instead of powering the expansion board from the SYG-70CP USB connector.

More information on this connector can be found in the [Expansion Connectors](#) section of this document.



2.6 Alternate Power & Communication Interface Connector (J5)

Rating: +5VDC ±5%, 1A Minimum Input, 2A Maximum Input

Alternate Power/Communication Interface Connector, J7, is a great alternative to bringing external power onto the SYG-70CP in cases where the onboard power regulator isn't sufficient.

More information on this connector can be found in the [10 Pin Alternate Power & Comm Interface](#) section of this document.

Note: This is a Power Input only connector. Do not use this connector to power an external device.



3 Renesas Synergy S7G2 Microcontroller

The microcontroller unit (MCU) on the SYG-70CP is a 32-bit, 240 MHz, Cortex® M4 processor with 4 MB of internal flash and 640 KB of SRAM. MCUs from the Synergy family include qualified commercial-grade software to enable rapid development of applications which require a real-time operating system. The Synergy Software Package (SSP) integrates the full suite of Express Logic® software including the ThreadX RTOS and suite of X-Ware stacks. For more information on Express Logic software, see www.rtos.com.



4 Development Tools

To develop applications for the SYG-70CP, it is highly recommended to use one of the two development environments provided with purchase of the SYG-70CP. All the available development software is available on the Renesas Synergy Gallery website and includes:

4.1 e2 studio

- The Renesas Synergy™ Platform's Eclipse-based e2 studio Integrated Solution Development Environment (ISDE) is your workbench, providing you all the tools you need to create differentiated applications for Synergy MCU devices.
- An open tool platform, the Eclipse CDT (C/C++ Development Tooling) standard allows plug-ins for many innovative tool functions. Renesas engineers created solution-based plug-ins for Synergy that guide the design process in three intuitive phases covering Synergy MCUs and software – the Preparation Phase, the Build Phase, and the Debug Phase.

4.2 IAR Embedded Workbench® for Synergy

- IAR Embedded Workbench, the world's most widely used embedded development environment, is now completely integrated with the Renesas Synergy™ Platform. The new product IAR EW for Synergy provides add-on functionality to simplify and accelerate software development, and provide the best performance and smallest code size. Renesas created the Synergy Standalone Configurator (SSC) which is available to IAR EW for Synergy users as a separate download. The SSC includes the Synergy Project Generator as well as the Synergy Project Editor, including configurators like the Clock Configurator, Pin Configurator, RTOS Configurator, and SSP Module Selector/Configurator.

4.3 Synergy Software Package (SSP)

- Part of the Renesas Synergy™ Platform, the Synergy Software Package (SSP) features software that has been integrated, optimized, tested, and qualified by Renesas for Synergy users – and is also maintained and warranted by Renesas on an ongoing basis.
- The SSP includes the ThreadX® real-time operating system (RTOS), the X-Ware™ suite of stacks and middleware (NetX™, NetX Duo™, USBX™, GUIX™, FileX®) plus other quality stacks, libraries, and drivers all connected by a rich Application Framework for ease of use. A common robust API resides over these components enabling you to focus on your own product application code without delays

4.4 TraceX®

- TraceX® is Express Logic's host-based analysis tool that provides developers with a graphical view of real-time system events and enables them to visualize and better understand the behavior of their real-time systems. With TraceX, developers can see clearly the occurrence of system events like interrupts and context switches that occur out of view of standard debugging tools. The ability to identify and study these events, and to pinpoint the timing of their occurrence in the context of the overall system's operation enables developers to resolve programming problems by finding unexpected behavior and letting them investigate specific areas further.



4.5 GUIX Studio™

- GUIX Studio™ provides a complete WYSIWYG screen design environment which allows the user to drag-and-drop graphical elements used to build the UI screens. GUIX Studio automatically generates C code compatible with the GUIX™ library, ready to be compiled and run on the target. Developers can produce pre-rendered fonts for use within an application using the integrated GUIX Studio font generation tool. Fonts can be generated in monochrome or anti-aliased formats, and are optimized to save space on the target. Fonts can include any set of characters, including Unicode characters for multi-lingual applications.

4.6 Renesas Verified Software Add-Ons

- A selection of specialty software components developed, licensed, and serviced by Renesas VSA partner companies
- Tested and verified by Renesas to be compatible with the SSP per Renesas SSP interoperability requirements
- Continuously tested for SSP interoperability with each new SSP maintenance release
- Free evaluation version available, full licensing required from the VSA partner company for end-product production

4.7 Renesas Qualified Software Add-Ons

- A selection of specialty software components, licensed and serviced directly by Renesas
- Developed under the same quality standards and guidelines as the SSP
- Tightly integrated and optimized for use with SSP and API structure
- Free evaluation version available, full licensing required from Renesas for end-product production



5 Board Support Package (BSP)

To allow users to begin application development quickly, a Board Support Package has been developed to pre-configure the S7G2 MCU's pins to support the various peripherals on board the SYG-70CP. This allows you to focus on application development instead of spending hours tracing signals through schematics. To install the BSP, download the ".pack" file from the TeamFDI website using the link below. This file can also be found by navigating to the SYG-70CP product page under the software tab:

http://www.teamfdi.com/wp-content/uploads/SYG-70CP_Pack.zip

Note: Clicking this link on a PC will start a download

Once you have the file, ensure e2studio or IAR is closed and copy the file into the **Packs** directory of your e2studio or SSC directory.

If you installed e2studio into its default directory, this folder will be located at:

C:\Renesas\e2_studio\internal\projectgen\arm\Packs

If you use IAR Embedded Workbench with SSC, and installed it into its default directory, it will be located at:

C:\Renesas\Synergy\SSC\internal\projectgen\arm\Packs

Note: If you use both IAR and e2studio, you must install the pack in BOTH locations.

Once the *.pack file has been placed into the directory, open e2studio or IAR and either development environment's **New Synergy C Project** wizard will be updated to include the SYG-70CP as a new board option to select.



6 Memory

6.1 32 MB External SDRAM

The 32MB 16Mbx16 SDRAM is a high-speed CMOS, dynamic random-access memory in an industry standard 54 ball VFBGA package. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x16's 67,108,864-bit banks are organized as 8192 rows by 512 columns by 16 bits. The 256Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2n rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a highspeed, fully random access. The 256Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTTL-compatible.

SDRAMs offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide pre-charge time, and the capability to randomly change column addresses on each clock cycle during a burst access.

Micron is a longtime leader in the SDRAM space, offering solutions from 64Mb to 256Mb, as well as a full suite of simulation models and technical support. The MT48LC16M16A2P-6AIT:G is supported on a cost effective 50nm process technology, with assured lifecycle support for years to come.

For more technical information visit <http://www.micron.com/>

This memory is accessed through the S7G2 microcontroller (MCU) External Memory Interface peripheral which is pre-configured on projects created using the provided Board Support Package (BSP).






Figure 5 - SDRAM Block Diagram






Figure 6 - SDRAM Schematic



Pin Configuration		Pin Configuration	
Module name:	BUS0	A03:	✓ P113
Operation Mode:	SDRAM 16bit	A04:	✓ P112
Input/Output		A05:	✓ P111
BCLK_SDCLK:	✓ P602	A06:	✓ P301
RD:	None	A07:	✓ P302
WR_WR0_DQM0:	✓ P601	A08:	✓ P303
WR1_BC1:	None	A09:	✓ P304
SDCS:	✓ P611	A10:	✓ P305
CS0_WE:	✓ P610	A11:	✓ P306
CS1_CKE:	✓ P609	A12:	✓ P307
CS2_RAS:	✓ P311	A13:	✓ P308
CS3_CAS:	✓ P312	A14:	✓ P309
CS4:	None	A15:	✓ P310
CS5:	None	A16:	None
CS6:	None	A17:	None
CS7:	None	A18:	None
A00_BC0_DQM1:	✓ P608	A19:	None
A01:	✓ P115	A20:	None
A02:	✓ P114	A21:	None
A22:	None		
A23:	None	D8_DQ8:	✓ P612
D0_DQ0:	✓ P100	D9_DQ9:	✓ P613
D1_DQ1:	✓ P101	D10_DQ10:	✓ P614
D2_DQ2:	✓ P102	D11_DQ11:	✓ P605
D3_DQ3:	✓ P103	D12_DQ12:	✓ P604
D4_DQ4:	✓ P104	D13_DQ13:	✓ P603
D5_DQ5:	✓ P105	D14_DQ14:	✓ P800
D6_DQ6:	✓ P106	D15_DQ15:	✓ P801
D7_DQ7:	✓ P107	WAIT:	None

Figure 7 - Synergy SDRAM Pin Configuration

6.2 16MB QSPI Flash, MX25L12835FMI-10G



Macronix Serial Multi I/O (MXSMIO™) Flash provides not only Single I/O, but also Multi-I/O interfaces. MX66xxx35 or MX25xxx33/35/39/73/75 series offering Dual I/O or Quad I/O operations which double or quadruple the read performance of systems for high-end consumer applications.

The QSPI Flash provides additional Code Space if needed, but also provides storage for fonts and images (which can be large on WVGA displays such as this one).

This memory is accessed through the S7G2 MCU's dedicated QSPI0 peripheral port.




Figure 8 – QSPI Flash Pin Connections

Module name:	QSPI0
Usage:	For QSPI, same Pin Group Recommended
Pin Group Selection:	<input type="text" value="_A only"/>
Operation Mode:	<input type="text" value="Quad"/>
Input/Output	
QSPCLK:	<input checked="" type="checkbox"/> P500
QSSL:	<input checked="" type="checkbox"/> P501
QIO0:	<input checked="" type="checkbox"/> P502
QIO1:	<input checked="" type="checkbox"/> P503
QIO2:	<input checked="" type="checkbox"/> P504
QIO3:	<input checked="" type="checkbox"/> P505

Figure 9 - Synergy QSPI Flash Pin Configuration



7 Peripherals

The SYG-70CP has a large variety of peripherals available to use in a wide array of projects. A Board Support Package (BSP) is provided with the purchase of the SYG-70CP and is used to greatly simplify the configuration of the specific I/O needed for a given project. After installing the BSP, creating a New Synergy C Project dialog inside of e2 Studio or IAR Embedded Workbench will allow for the selection of the SYG-70CP. Creating a new project with this board choice will create a default pin configuration that will be used to configure the S7G2 MCU through the Synergy Configurator in e2 Studio or the Synergy Standalone Configurator (SSC) in IAR Embedded Workbench. There are certain options that are not configured by default, but are optional depending on your project requirements. Refer to the following sections to determine configuration requirements specific to your project and I/O needs.

7.1 LCD Panel

7.1.1 7.0" TFT WVGA 800 x 480 PCAP Touch Screen Display (-70CP models)



only)

The SYG-70CP is equipped with a Tianma TM070RVHG01-01 7.0" TFT WVGA Projected Capacitance Touch screen display. This 800 x 480 touch screen has a 15:9 aspect ratio and 300 nits of brightness and a contrast ratio of 500:1.

The PCAP Display uses the SSD25XX Touch IC. The correct driver is shown below:





Figure 10 - Synergy Touch Panel Driver

7.1.2 Backlight Generator

Backlight brightness can be controlled using a PWM signal to control the backlight generator circuit. The pin for the PWM signal is configured in the BSP provided with the SYG-70CP, and the backlight circuit accepts 5KHz to 100KHz frequencies.

Note: For Full brightness, drive P713 high (P713 = 1).



It is also possible to turn off the backlight by setting P713 “low” (Low = 0). See the note on the schematic for more details.



7.1.3 LCD Interface

The LCD interfaces with the SYG-70CP through connector J9. This 0.5mm pitch flat ribbon cable connector is robust and allows for sturdy connection of the LCD cable to the SYG-70CP. Several resistor options are available to support a wide variety of optional LCD displays, if required. The LCD Interface connector schematic is shown below:




Figure 12 - LCD Interface Schematic



7.1.4 LCD Power Switch

The SYG-70CP has an LCD Power Switch circuit that allows for turning off the LCD if desired. This is separate from the backlight control, although the operation of this is similar.

To enable the LCD (which is disabled by default), set P415 (P415_LCDPWR on the schematic) to "low (Low = 0). See the note on the schematic below for more details.

When Powered Off (P415_LCDPWR = 1), do not drive any of the LCD control pins on the LCD interface (J9), or damage to the LCD may occur!

Make sure to set P415_LCDPWR to n-ch open drain for proper operation of the LCD Power Switch circuit.




Figure 13 - LCD Power Switch Schematic

7.1.5 LCD Bias Voltage Generator


The SYG-70CP features a Bias Voltage Generator that is configured to work with the Tianma TM070RVHG50-00 7.0" TFT WVGA Projected Capacitance Touch screen panel. This bias voltage generation circuit provides accurately calibrated voltages through a highly reliable Texas Instruments TPS65100PWR LCD Voltage Regulator.

Compatibility with the Tianma TM070RBHG04 display is also possible with different factory loaded component values.

For additional display compatibility, contact FDI at www.teamfdi.com/support

7.1.6 PCAP Touch Interface


The 10 pin PCAP Touch Interface connector J10, is a 0.5mm flexible printed circuit cable connection that allows for reliable and robust connections to the touch controller on the LCD. This interface includes an I2C (L_SCL & L_SDA) connection, PCAP_IRQ, and PCAP_RST to allow for full control over the touch controller on the LCD. It also includes ESD protection to prevent possible damage to the SYG-70CP due to Electrostatic Discharge.



7.2 Wi-Fi and Bluetooth Low Energy

The SYG-70CP comes equipped with a Laird/LS Research Sterling-LWB Wi-Fi & Bluetooth Low Energy Module. This Multi-Standard module provides customers with more options, more certifications, and greater flexibility to meet the challenging requirements of many wireless-based designs. This device, which uses a BCM4343W wireless module, is capable of both WIFI and BLE.





LAIRD STERLING-LWB WIFI/BLUETOOTH LE




Figure 14 - Laird Wi-Fi & BLE Module Schematic

7.2.1 Wi-Fi Module

The Wi-Fi portion of the Wi-Fi/BLE module is connected to one of the S7G2 MCU's SPI buses (7B). These pins are shared with the secondary expansion connector, detailed later in this document. When connecting to the Secondary Expansion connector and using the Wi-Fi portion of the Wi-Fi/BLE module, be sure that you do not have any conflicting signals



Module name:	SC17		
Usage:	When using Simple I2C mode, ensure port pins output type is n-ch open drain. When switching between I2C and other modes, first disable.		
Pin Group Selection:	Mixed		
Operation Mode:	Simple SPI		
Input/Output			
TXD_MOSI:	✓ PA02		→
RXD_MISO:	✓ PA03		→
SCK:	✓ PA04		→
CTS_RTS_SS:	✓ PA05		→
SDA:	None		→
SCL:	None		→

Figure 15 - Wi-Fi SPI Configuration

7.2.2 BLE Module

The BLE portion of the module is connected via UART. The Synergy Configuration software in e2 Studio (or in the standalone Synergy Software Configurator, used with IAR) provides a unique and flexible way to handle the CTS (Clear-to-Send) and RTS (Request-to-Send) signals for asynchronous UART communications. Instead of setting the CTS and RTS pins individually in the UART Peripheral section of the Synergy Configurator, a single pin is selected for CTS/RTS. Once the UART driver module is added to the Threads tab of the Synergy Configurator, then the properties must be adjusted to select whether a RTS signal is needed. If it is, then the GPIO for the RTS line is selected within the software that initialized the UART driver (the default setting is that CTS is used, RTS disabled).

Module name:	SC15		
Usage:	When using Simple I2C mode, ensure port pins output type is n-ch open drain. When switching between I2C and other modes, first disable.		
Pin Group Selection:	Mixed		
Operation Mode:	Custom		
Input/Output			
TXD_MOSI:	✓ P509		→
RXD_MISO:	✓ P510		→
SCK:	None		→
CTS_RTS_SS:	✓ P507		→
SDA:	None		→
SCL:	None		→

Figure 16 - BLE Module UART Configuration



7.3 SD card interface

The SD card interface is connected to the micro SD socket (J1). These signals are dedicated to the microSD Card and are not shared with any other functions on the SYG-70CP. This interface is capable of 4-bit SD mode up to 50 MHz.

MicroSD cards are common, cost effective, and provide a large amount of user-changeable memory.

1	DAT2/RSV
2	CD_DAT3/CS#
3	CMD/SDI
4	VDD
5	CLK/SCLK
6	VSS
7	DAT0/SDO
8	DAT1/RSV
9	CD

The microSD card must be removed using the spring loaded “push-pull” mechanism on the microSD socket. Forceful removal of a microSD card will result in permanent damage to the socket that is not covered under warranty. To insert the card, push it into the socket until a “click” sound is heard. Similarly, to remove the card, push the card into the socket. The push-pull mechanism will “click” again and eject the card from the socket. The card is now available for safe removal.




Figure 17 - microSD Card Socket

Module name: SDHI0
 Usage: For SDHI, use same Pin Group for signals
 -Please refer to the MCU User's Manual.

Pin Group Selection:

Operation Mode:

Input/Output

CLK:	✓	<input type="text" value="P413"/>	<input type="text" value=""/>	<input type="button" value="↔"/>
CMD:	✓	<input type="text" value="P412"/>	<input type="text" value=""/>	<input type="button" value="↔"/>
DAT0:	✓	<input type="text" value="P411"/>	<input type="text" value=""/>	<input type="button" value="↔"/>
DAT1:	✓	<input type="text" value="P410"/>	<input type="text" value=""/>	<input type="button" value="↔"/>
DAT2:	✓	<input type="text" value="P206"/>	<input type="text" value=""/>	<input type="button" value="↔"/>
DAT3:	✓	<input type="text" value="P205"/>	<input type="text" value=""/>	<input type="button" value="↔"/>
DAT4:		<input type="text" value="None"/>	<input type="text" value=""/>	<input type="button" value="↔"/>
DAT5:		<input type="text" value="None"/>	<input type="text" value=""/>	<input type="button" value="↔"/>
DAT6:		<input type="text" value="None"/>	<input type="text" value=""/>	<input type="button" value="↔"/>
DAT7:		<input type="text" value="None"/>	<input type="text" value=""/>	<input type="button" value="↔"/>
CD:	✓	<input type="text" value="P903"/>	<input type="text" value=""/>	<input type="button" value="↔"/>
WP:		<input type="text" value="None"/>	<input type="text" value=""/>	<input type="button" value="↔"/>

Figure 18 - microSD Card Configuration

7.3.1 microSD Card Insertion Instructions


- 1) First, prepare to insert the microSD card into the socket by positioning it with its text facing up. Position the ridge, or “lip”, of the card furthest from the socket.



- 2) Next, partially insert the card into the socket.



- 3) Then, use your finger to gently push the card into the socket. When the card “clicks” into place it is in its final, locked position. The card is now ready for use.




- 4) Note: Once the microSD card is fully inserted it should not fall out, even if the unit is shaken vigorously.



7.3.2 microSD Card Removal Instructions

- 1) Begin to remove the microSD card by gently pushing the card into the socket. The socket will “click” and eject the card.




- 2) Once the microSD card is ejected, it will partially extend out from the socket.



- 3) Carefully grab the ridged edge or sides of the microSD card to gently pull it out.



- 4) The microSD card is now fully removed from the socket.




7.4 USB Device

The SYG-70CP features a USB Device port (P1). This Mini-B connector allows for connecting the SYG-70CP to a USB Host device (such as a PC). This port is not meant to power the SYG-70CP and it is not recommended to connect this port to a power source (such as a mini-USB wall adapter).

The operational mode of the port is dependent on the software utilized (i.e. Mass Storage or Human-Interface).



	Pin Number	Description
	1	USB 5V
	2	D-
	3	D+
	4	NC
	5	Signal Ground

Note: Do not try to power the SYG-70CP through this USB Device port (P1). To power the SYG-70CP, use either P2 (mini-B USB) or one of the expansion connectors (J5, J6, J7).

7.5 Real-Time Clock

The SYG-70CP features a Real-Time Clock (RTC) with an onboard supercapacitor and a 32.768 KHz crystal to accurately track time for a variety of application uses. The onboard supercapacitor 0.08F (C47) allows the RTC to continue to operate even if power is disconnected from the SYG-70CP for a short time. An optional 0.47F supercapacitor (C48) is available for a longer backup hold time.




Figure 19 - RTC Schematic



g_rtc0 RTC Driver on r_rtc		
Settings	Property	Value
Information	▲ Common	
	Parameter Checking Enable	Default (BSP)
	▲ Module g_rtc0 RTC Driver on r_rtc	
	Name	g_rtc0
	Clock Source	Sub-Clock
	Error Adjustment Value [DEPRECATED]	0
	Error Adjustment Type [DEPRECATED]	None
	Callback	NULL
	Alarm Interrupt Priority	Disabled
	Period Interrupt Priority	Disabled
Carry Interrupt Priority	Disabled	

Figure 20 - RTC Synergy Configuration

7.5.1 Supercapacitor Backup

The RTC supercapacitor (C47) allows for the RTC to continue to when main power is disconnected. The RTC supercapacitor is rated for 3.5V at 70C.

The RTC supercapacitor voltage is connected to the VBAT supply pin to the S7G2 MCU, and allows the MCU to continue to run the RTC even when the main power is disconnected.

The default RTC supercapacitor is 0.08F, but there is an optional 0.47F RTC supercapacitor footprint that allows for longer RTC operating times while the unit is disconnected from power.




Figure 21- RTC Supercapacitor and Off-board Battery Backup Schematic

The RTC supercapacitor discharge graph shown below indicates the expected discharge curve when the unit has been plugged in for 24 hours before power was removed. The test unit was set to low power mode with all peripherals set to high impedance.




Figure 22 - Supercapacitor Voltage vs. Time

7.5.2 Off-Board Battery

The SYG-70CP features a three-pin connector that allows for the use of an off-board battery backup. This battery should ideally be no larger than 3.6 Volts (3.3 Volts recommended). When using an off-board battery backup, D5 should also be loaded as a precautionary measure (to prevent high-voltage spikes from reaching the MCU and the RTC supercapacitor).




Figure 23 - Off-board Battery Backup Schematic

7.6 Audio Amplifier

The SYG-70CP features an onboard LM48100Q-Q1 audio amplifier rated at 1.3 Watts. This audio amplifier allows applications to output a wide range of audio types through either a speaker, buzzer, or off-board speaker.

The audio amplifier features volume and mode control via I2C, and has dial audio inputs (for the SYG-70CP, these are DAC and PWM audio inputs) that can be mixed/multiplexed to the device output. Each input path has its own independent, 32-step volume control.

The audio amplifier I2C bus, PWM, and DAC pins are configured in the BSP included with the SYG-70CP.






Figure 24 - Audio Amplifier Schematic

Module name: DAC120

Operation Mode:

Input/Output

DA: P014

Figure 25 – Audio Amp DAC Configuration

Module name: GPT7

Pin Group Selection:

Operation Mode:

Input/Output

GTIOCA:

GTIOCB: P904

Figure 26 - Audio Amp PWM Configuration

Module name: IIC0
 Usage: For IIC, use same Pin Group for SDA/SCL signals
 -Please refer to the MCU User's Manual.

Pin Group Selection:

Operation Mode:

Input/Output

SDA: ✓

SCL: ✓

Figure 27 - Audio Amp I2C Configuration

7.6.1 On-Board Speaker

The on-board speaker on the SYG-70CP is a 0.5 Watt 8 Ohm surface mount speaker manufactured by BeStar. This speaker is rated for 87 dBA.




Figure 28 - Speaker, Buzzer, and Optional Off-board Speaker Schematic






Figure 29 - Onboard Speaker

7.6.2 Optional On-Board Buzzer

The SYG-70CP features an optional on-board buzzer manufactured by PUI Audio, Inc. This surface mount buzzer is rated at 85dB and produces a 2.7 KHz tone.




Figure 30 - Speaker, Buzzer, and Optional Off-board Speaker Schematic






Figure 31 - Optional Footprint for Buzzer on PCB

7.6.3 Optional Off-Board Speaker Support

Also available on the SYG-70CP is an optional off-board speaker connector (J12). This connector allows for connecting 3.5mm speaker devices to the audio amplifier output. This is useful if your design includes external speakers or has a need to bring the audio output off-board.




Figure 32 - Speaker, Buzzer, and Off-board Speaker Schematic





Figure 33 - Off-board Speaker Connector

7.7 3-Axis Accelerometer

The SYG-70CP features the LIS3DH 3-Axis accelerometer, an ultra-low-power high-performance linear accelerometer with an I2C output. The accelerometer has dynamically user-selectable full scales of $\pm 2/\pm 4/\pm 8/\pm 16$ g and is capable of measuring accelerations with output data rates from 1 Hz to 5.3 kHz. It also features a 32-level first-in, first-out (FIFO) buffer allowing the user to store data to limit intervention by the S7G2 MCU.




Figure 35 - 3 Axis Accelerometer Schematic



Property	Value
Common	
Parameter Checking	Default (BSP)
Module g_i2c3 I2C Master Driver on r_riic	
Name	g_i2c3
Channel	0
Rate	Standard
Slave Address	0x18
Address Mode	7-Bit
Callback	NULL
Receive Interrupt Priority	Priority 3 (CM4: valid, CM0+: lowest - not valid if using ThreadX)
Transmit Interrupt Priority	Priority 3 (CM4: valid, CM0+: lowest - not valid if using ThreadX)
Transmit End Interrupt Priority	Priority 3 (CM4: valid, CM0+: lowest - not valid if using ThreadX)
Error Interrupt Priority	Priority 3 (CM4: valid, CM0+: lowest - not valid if using ThreadX)

Figure 36 - Accelerometer I2C Driver Configuration Example

7.8 Temperature Sensor

The SYG-70CP features a LM75DB Temperature Sensor. This I2C-based temperature sensor has a range of -55 Celsius to 125 Celsius, with an accuracy of $\pm 2\text{C}$ from -25C to 100 C, and $\pm 3\text{C}$ from -55 C to 125 C.




Figure 37 - Temperature Sensor Schematic



Property	Value
Common	
Parameter Checking	Default (BSP)
Module g_i2c2 I2C Master Driver on r_riic	
Name	g_i2c2
Channel	0
Rate	Standard
Slave Address	0x49
Address Mode	7-Bit
Callback	NULL
Receive Interrupt Priority	Priority 3 (CM4: valid, CM0+: lowest - not valid if using ThreadX)
Transmit Interrupt Priority	Priority 3 (CM4: valid, CM0+: lowest - not valid if using ThreadX)
Transmit End Interrupt Priority	Priority 3 (CM4: valid, CM0+: lowest - not valid if using ThreadX)
Error Interrupt Priority	Priority 3 (CM4: valid, CM0+: lowest - not valid if using ThreadX)

Figure 38 - Temperature Sensor I2C Configuration Example

7.9 Ambient Light / Proximity Sensor


The SYG-70CP features a SFH7776 Ambient Light & Proximity Sensor that allows for easy control of the LCD Backlight by sensing the amount of ambient light around the LCD display. The Ambient Light Sensor also features a proximity detection sensor.

The Proximity sensor delivers output values within the range of 0 up to 4095 (12 bit, linear).

The Ambient Light Sensor delivers output values in the range from 0 to 65545 (16 bit). The range of the ambient light sensor sensitivity can be set by the user and covers more than 4 ½ decades in each setting. Two threshold levels for the ambient light sensor can be set via the I2C bus, an upper and lower threshold.

The ALS/Prox sensor is connected to the MCU via I2C as well as an interrupt signal, allowing for MCU interrupts to occur when thresholds are reached.

Note: The ALS/Proximity sensor was designed to be used as a supplement for LCD backlight control and placement of the sensor on the SYG-70CP may not be indicative of a final design placement. Special consideration should be used when considering the ALS/Proximity sensor in your design, especially if a housing or enclosure is used.



ALS/PROXIMITY SENSOR

I2C 7-bit address = 0x011 1001b (0x39h)

Figure 39 - ALS/Proximity Sensor Schematic

Property	Value
Common	
Parameter Checking	Default (BSP)
Module g_i2c1 I2C Master Driver on r_riic	
Name	g_i2c1
Channel	0
Rate	Standard
Slave Address	0x39
Address Mode	7-Bit
Callback	NULL
Receive Interrupt Priority	Priority 3 (CM4: valid, CM0+: lowest - not valid if using ThreadX)
Transmit Interrupt Priority	Priority 3 (CM4: valid, CM0+: lowest - not valid if using ThreadX)
Transmit End Interrupt Priority	Priority 3 (CM4: valid, CM0+: lowest - not valid if using ThreadX)
Error Interrupt Priority	Priority 3 (CM4: valid, CM0+: lowest - not valid if using ThreadX)

Figure 40 - ALS/Proximity Sensor Synergy Configuration


7.10 PMOD Type 2A Connector with SPI and optional I2C

A Pmod Type 2A Connector is available on the SYG-70CP. This 12 pin connector features SPI signals connected to the MCU, and has a load option available to connect I2C devices via Pmod. This connector also features a Reset Out signal allowing for peripheral reset control and an IRQ signal to allow for MCU interrupts from the Pmod peripheral.

Pmod expansion connectors can be used with the large array of sensors and add-on modules available from many different suppliers. Some modules communicate via the I2C protocol, while others use SPI or UART. For details about the different Pmod specifications, see the Pmod specification manual (https://www.digilentinc.com/Pmods/Digilent-Pmod_%20Interface_Specification.pdf) . More information about the Pmod Standard can also be found here (<https://reference.digilentinc.com/reference/pmod/specification>).

The Pmod connector includes ESD Protection as well to ensure the SYG-70CP remains safe from any potential ESD.





Pmod CONNECTOR (TYPE 2A)
RIGHT ANGLE SMT

Figure 41 - Pmod Type 2A Connector Schematic



Pmod ESD PROTECTION

Figure 42 - Pmod Connector ESD Protection Schematic




Figure 43 - Pmod Type 2A Connector

7.11 Cortex-M 9-pin JTAG Debug Connector

The Cortex-M 9-pin JTAG Debug Connector (J2) included on the SYG-70CP allows for JTAG and Single Wire Debugging (SWD) through the IDE of your choice. This connector includes a Reset signal (active LOW) for MCU resets, and can be configured to allow for SCI Boot mode for the S7G2 MCU.

This smaller connector provides 100% of the functionality of the standard 20-pin JTAG connector, but utilizes 70% less board space.



Pin Number	Description	Pin Number	Description
1	VCC	6	TDO
2	TMS	7	X
3	GND	8	TDI
4	TCK	9	GND
5	GND	10	RST#

Pin 7 on the JTAG Debug Connector is keyed to ensure correct connector orientation.

Kits come with the SEGGER J-Link Lite Cortex-M shown below. With the J-Link Lite no adapter is required.



Figure 44 - Segger J-Link Lite Cortex M 10-pin Adapter




Figure 45- J-Link Lite 10 pin Schematic

SEGGER and OLIMEX both provide adapters to convert the standard 20-pin JTAG to the new ARM 9-pin JTAG. The SEGGER adapter also allows for connecting TRST using a solder bridge if needed. These adapters have female pins, and are only compatible with 20-pin JTAG units that have male pins. Each of these adapters comes with the required cable.

SEGGER 9-pin adapter - http://www.SEGGER.com/jlink-adapters.html#CM_9pin

OLIMEX 9-pin adapter - <https://www.olimex.com/Products/ARM/JTAG/ARM-JTAG-20-10/>




Figure 46 - J-Link Lite Cortex-M Schematic




Figure 47 - J-Link Debug Synergy Configuration

7.11.1 10 Pin Tag-Connect

Also available is the 10 Pin Tag-Connect Header (J3). This footprint allows for connecting a 10-pin Tag-Connect debug header directly into the PCB, with no mating connector or header required. This allows for a low-profile, low-cost option for debugging, and is designed so that it is impossible to plug in the connector incorrectly.

- Adapter: <http://www.tag-connect.com/TC2050-ARM2010>
- Cable with legs: <http://www.tag-connect.com/TC2050-IDC>
- Cable with no legs: <http://www.tag-connect.com/TC2050-IDC-NL>
- Holding clip for no-legs cable version: <http://www.tag-connect.com/TC2050-CLIP>






Figure 48 - Tag Connect Header & Connector



Figure 49 - Tag Connect Header inserted into PCB



TAG CONNECT JTAG

Figure 50 - Tag Connect Schematic




Figure 51 - Tag Connect PCB Footprint

7.12 XBee Expansion Socket

The XBee socket on the SYG-70CP allows for adding modules that conform to the Digi XBee Ecosystem. These modules are a family of form factor compatible communication modules that allow you to customize your wireless radio solution on the SYG-70CP or SYG-70CR. In addition to the standard pin compatibility with the Digi XBee ecosystem, the SYG-70CP also has compatibility with the NimbeLink Skywire™ 4G LTE CAT 1 Verizon Embedded Modem. This is a Digi XBee footprint standard device capable of 10Mb/s download and 5Mb/s upload speeds. Due to minor pin requirement changes from standard XBee devices and the NimbeLink Skywire 4G LTE CAT 1 module, the SYG-70CP have been designed with a switch to easily modify your setup to accommodate the module of your choice.

By switching SW3 & SW4, you can configure your SYG-70CP for the correct pin configuration for your chosen XBee module. Below you can see the schematic for SW2 and SW3, noting what changes are made when the switches are configured.





Figure 52 - Xbee Configuration Switches Schematic

The switches are clearly labeled for ease of use on the PCB silkscreen of the SYG-70CP. Simply move both switches (SW2 and SW3) simultaneously in one direction for all standard Digi XBee modules, and in the other direction for Nimbelink Skywire modules.



FOR ALL XBEE NOT NIMBELINK



FOR ONLY NIMBELINK

Figure 53 - XBee Configuration PCB Silkscreen




Figure 54 - XBee Socket Schematic



7.12.1 XBee supercapacitor

The SYG-70CP comes pre-installed with a 0.08F supercapacitor (C47) to provide backup power to the RTC. We also provide provisions to install an optional 0.47F supercapacitor (C108 in the schematic). This supercapacitor is intended for use in high-current applications, such as cellular modems, that can experience power spikes. If the supercapacitor is not loaded and your design requires it, ensure that the supercapacitor you choose matches our footprint and your design requirements. The reference part is shown below, including the manufacturer's part number.

Note: If the C108 0.47 F supercapacitor is loaded on your SYG-70CP, you may experience that the unit may remain powered for up to 45 seconds. The S7G2 MCU will enter an immediate reset mode, and the D1 LED Indicator will stay solid on (not blinking), indicating that the MCU is not running but that power is applied. The brightness of the LED will dim over a 45 second period as the supercapacitor is discharged. If power is reapplied during this process, the onboard reset generation circuit will bring the MCU up in a normal Power-On Reset. Take caution when handling the SYG-70CP while it is still powered by the 0.47 F supercapacitor to prevent damage to the device.




Figure 55 - XBee Supercapacitor Schematic

7.13 Expansion Connectors

The SYG-70CP features multiple expansion connectors, allowing a total of 80 pins to interface with optional expansion boards. These expansion boards provide a wide range of uses to adapt to the needs of your design, and allow for enhanced flexibility of the SYG-70CP.

The SYG-70CP-DK Development Kit includes an Expansion Board (EXP-BRKOUT) with 70-pin breakout and optional RS232, as well as a 20-pin flex cable and 50-pin flex cable. This board will allow for quicker and easier development with access to a variety of MCU signals, as well as power and ground. RS232, in conjunction with Renesas Synergy software, allows for accessing the debug console via a PC using a terminal emulator program (eg. TeraTerm, PuTTY, etc). This functionality is included in the SYG-70CP BSP.

Note: The 4-bit microSD Card Slot on the breakout expansion board (EXP-BRKOUT) conflicts with the on-board microSD card slot on the SYG-70CP, so the microSD Slot on the Expansion board should not be used.

Note: When using I/O signals on the SYG-70CP Expansion Connectors (J6 & J7) to connect via the customers Expansion Board to external connectors or signals, it is the customer's responsibility to provide adequate ESD protection and filtering to prevent damage to any pins that are not directly protected on the SYG-70CP. Any damage caused by improper connectivity is not covered under warranty.



7.13.1 50 Pin Expansion Connector Pin Details

EXP Pin	SYG-70Cx Function	S7G2 Pin Capabilities	Notes
J7-1	GND	GND	
J7-2	P510_RXD5B/MISO5B/SCL5B_AN021	GPIO	Pin shared with Sterling-LWB
		SCI5: RXD_MISO	
		SCI5: SCL	
		ADC0: AN21	
J7-3	P509_TXD5B/MOSI5B/SDA5B_AN120	GPIO	Pin shared with Sterling-LWB
		SCI5: TXD_MOSI	
		SCI5: SDA	
		ADC1: AN20	
J7-4	P708_RXD1B/MISO1B/SCL1B_IRQ11	GPIO	Pin is MISO for most XBEE.
		SCI1: RXD_MISO	Pin is available when Nimbelink XBEE is used and SW2 is set to Nimbelink
		SCI1: SCL	
		IRQ0: IRQ11	
J7-5	P709_TXD1B/MOSI1B/SDA1B_IRQ10	GPIO	Pin is MISO for most XBEE.
		SCI1: TXD_MOSI	Pin is available when Nimbelink XBEE is used and SW2 is set to Nimbelink
		SCI1: SDA	
		IRQ0: IRQ10	
J7-6	PA13	GPIO	
		TRACE0: TDATA0	
J7-7	PA12	GPIO	
		TRACE0: TCLK	
J7-8	P408_GTI0C10BA_RXD3A/MISO3A/SCL3A_USB_ID_IRQ7	GPIO	Pin shared with XBEE socket (RXD)
		GPT10: GTIOCB	
		SCI3: RXD_MISO	
		SCI3: SCL	
		IRQ0: IRQ07	
J7-9	P409_GTI0C10AA_TXD3A/MOSI3A/SDA3A_IRQ6	GPIO	Pin shared with XBEE socket (TXD)
		GPT10: GTIOCA	
		SCI3: TXD_MOSI	
		SCI3: SDA	
		IRQ0: IRQ06	



J7-10	GND	GND	
J7-11	USBHS_DM	USB HS D-	Dedicated USB signal
J7-12	USBHS_DP	USB HS D+	Dedicated USB signal
J7-13	PB01_CTS3B/RTS3B/SS3B_USBHS_VBUS	GPIO	
		SCI3: CTS/RTS	CTS/RTS are on same pin. Function defined in software. If CTS is chosen, External RTS (GPIO) must be used for RTS function.
		SCI3: SS	
J7-14	P706_RXD3B/MISO3B/SCL3B_USBHS_OVR CURB_IRQ7	GPIO	
		SCI3: RXD_MISO	
		SCI3: SCL	
		USBHS: OVERCURRENT	
		IRQ0: IRQ7	
J7-15	PB00_SCK3_USBHS_VBUS	GPIO	Output only due to U2 XNOR gate. Gate gives compatibility with low-true and high-true USB VBUS switches.
		SCI3: SCK	For High-true vbus switches: leave pin as input mode
		USBHS: VBUS ENABLE	For low-true vbus switches: set PB06 low to invert VBUS_EN
J7-16	P203_MOSI9A_MOSIBA_IRQ2-DS	GPIO	
		SCI9: TXD_MOSI	
		SCI2: CTS/RTS/SS	
		SPI/QSPI: MOSIB_A	
		MII: ET0_COL	
		IRQ2 - DS	
J7-17	P202_MISO9A_MISOBA_IRQ3-DS	GPIO	
		SCI9: RXD_MISO	
		SCI2: SCK	
		SPI/QSPI: MISOB_A	
		MII: ET0_ERXD2	
		IRQ3 - DS	
J7-18	P204_SCK9A_RSPCKBA	GPIO	
		SCI9: SCK	
		SCI4: SCK	
		I2C0: SCL	



		MII: ET0_RX_DV	
		GTIOC_5A_A	
J7-19	P207_SSLB2A_TS02	GPIO	
		SPI/QSPI: SSLB2	
J7-20	P811_CTXOC	GPIO	
		CAN0: CTX	
J7-21	P812_CRXOC	GPIO	
		CAN0: CRX	
J7-22	GND	GND	
J7-23	RESET_INn	RESET_INn	From Expansion to MCU
J7-24	RESET_OUTn	RESET_OUTn	From MCU to Expansion.
J7-25	P015_AN006_DA1_IRQ13	GPIO	
		AN006/AN106	Primary DAC/ADC for Expansion
		DA1/IVCMP1	
		IRQ13	
J7-26	P008_AN003_IRQ12-DS	GPIO	
		AN003	
		IRQ12 - DS	
J7-27	P404_GTIOC3BB_ET1MDIO_PIXD6	GPIO	
		GTIOC_3B_B	
		RTCIC2	
		MII: ET1_MDIO	
		RMII: ET1_MDIO	
		PIXD6	
J7-28	P403_GTIOC3AB_ET1MDC_PIXD7	GPIO	
		GTIOC_3A_B	
		RTCIC1	
		SCI7: CTS_RTS_SS	
		SSI: SCK0	
		MII: ET1_MDC	
		RMII: ET1_MDC	
		PIXD7	
J7-29	GND	GND	
J7-30	P701_GTIOC5B_REF50CK1_PIXD2	GPIO	
		GTIOC_5B_B	
		MII: ET1_ETXD0	



		RMII: REF50CK1	
		PIXD2	
J7-31	P704_ET1RMIIRXER_HSYNC	GPIO	
		MII: ET1_RX_CLK	
		RMII: RMII1_RX_ER	
		HSYNC	
J7-32	3.3V	3.3V	
J7-33	P703_GTIOC6B_ET1RMIIRXD1_PIXD0	GPIO	
		GTIOC_6B_B	
		MII: ET1_ERXD0	
		RMII: RMII1_RXD1	
		PIXD0	
J7-34	P702_GTIOC6A_ET1RMIIRXD0_PIXD1	GPIO	
		GTIOC_6A_B	
		MII: ET1_ERXD1	
		RMII: RMII1_RXD0	
		PIXD1	
J7-35	P705_ET1RMII_CRSDV_PIXCLK	GPIO	
		MII: ET1_CRSDV	
		RMII: RMII1_CRSDV	
		PIXCLK	
J7-36	P405_GTIOC1A_ET1RMII_TXD0_PIXD5	GPIO	
		GTIOC_1A_B	
		SSI: TXD0_A	
		MII: ET1_TX_EN	
		RMII: RMII1_TXD_EN	
		PIXD5	
J7-37	P406_GTIOC1B_ET1RMII_TXD1_PIXD4	GPIO	
		GTIOC_1B_B	
		SSI: RXD0_A	
		MII: ET1_RX_ER	
		RMII: RMII1_TXD1	
		PIXD4	
J7-38	P700_GTIOC5A_ET1RMII_TXD0_PIXD3	GPIO	
		GTIOC_5A_B	
		MII: ET1_ETXD1	
		RMII: RMII1_TXD0	



		PIXD3	
J7-39	GND	GND	
J7-40	P200_NMI	NMI	
J7-41	P511_GTIOC0BB_CRX1B_RXD4B/SCL4B_SD A2_IRQ15_PCKO	GPIO	
		GTIOC_0B_B	
		CAN: CRX1_B	
		SCI4: RXD_MISO	
		SCI4: SCL	
		IIC: SDA2	
		MII: ET1_TX_ER	
		IRQ15	
		PCKO	
J7-42	P512_GTIOC0AB_CTX1B_TXD4B/SDA4B_SC L2_IRQ14_VSYNC	GPIO	
		GTIOC_0A_B	
		CAN: CTX1_B	
		SCI4: TXD_MOSI	
		IIC: SCL2	
		MII: ET1_ETXD2	
		IRQ14	
		VSYNC	
J7-43	USBD_DP	USBD_DP	
J7-44	USBD_DM	USBD_DM	
J7-45	USBD_VBUS	USBD_VBUS	
J7-46	5V	5V	
J7-47	5V	5V	
J7-48	5V	5V	
J7-49	3.3V	3.3V	
J7-50	3.3V	3.3V	

7.13.2 20 Pin Expansion Connector Pin Details:

J6-1	GND	GND	
J6-2	P707_TXD3B/MOSI3B/SDA3B_USHBS_OVR CURA_IRQ8	GPIO	
		SCI3: TXD_MOSI	
		SCI3: SDA	
		USBHS_OVRCURA	



		IRQ8	
J6-3	P806	GPIO	
J6-4	P805	GPIO	
J6-5	P813_GTIOC9BB	GPIO	
		TDATA3	
		GTIOC_9B_B	
J6-6	P912_GTIOC8AB	GPIO	
		GTIOC_8A_B	
J6-7	P911_GTIOC8BB	GPIO	
		GTIOC_8B_B	
J6-8	PA06_GTIOC10BB	GPIO	
		GTIOC_10B_B	
J6-9	PA05_GTIOC1AAB_CTS7B/RTS7B/SS7B	GPIO	
		GTIOC_11A_B	
		SCI7: CTS_RTS_SS	LAIRD STERLING-LWB SPI_CS signal
J6-10	PA04_GTIOC11B_SCK7B	GPIO	
		GTIOC_11B_B	
		SCI7: SCK7	LAIRD STERLING-LWB SPI_CLK signal
J6-11	PA03_RXD7B/MISO7B/SCL7B_IRQ9	GPIO	
		SCI7: RXD_MISO	LAIRD STERLING-LWB SPI_MISO signal
		SCI7: SCL	
		IRQ9	
J6-12	PA02_TXD7B/MOSI7B/SDA7B_IRQ10	GPIO	
		SCI7: TXD_MOSI	LAIRD STERLING-LWB SPI_MOSI signal
		SCI7: SDA	
J6-13	5V	5V	
J6-14	GND	GND	
J6-15	P005_AN101_IRQ10-DS	GPIO	INPUT ONLY
		AN101	
		IRQ10-DS	
J6-16	P004_AN100_IRQ9-DS	GPIO	INPUT ONLY
		AN100	
		IRQ9-DS	
J6-17	P002_AN002_IRQ8-DS	GPIO	INPUT ONLY
		AN002	



		IRQ8-DS	
J6-18	P001_AN001_IRQ7-DS	GPIO	INPUT ONLY
		AN001	
		IRQ7-DS	
J6-19	P000_AN000_IRQ6-DS	GPIO	INPUT ONLY
		AN000	
		IRQ6-DS	
J6-20	GND	GND	



7.13.350 Pin Primary Expansion Connector (J7)

The Primary Expansion Connector (J7) is a 50 pin flat cable connector that provides both dedicated and shared signals to external add-on expansion boards. The connector (Omron PN: XF2M-5015-1A) provides a small footprint and allows for 50 signals to connect to an expansion board

Recommended 50 Pin Cable: Molex 21020-7650

Important signals to note on the Primary Expansion Connector are:

- Dedicated USB Device and Host
- Ethernet RMII
- Multiple SCI Ports
- Multiple IRQ signals
- Multiple Analog Inputs
- Reset In (active LOW) & Reset Out (active LOW)
- 5V & 3.3V Power
- Ground





Figure 56 - Primary Expansion Connector Schematic



- 1) The cable black locking tab should be down initially.




- 2) Flip up the black locking tab to prepare to remove the cable.



- 3) Remove the cable from the socket.



- 4) Press down on the black locking tab so the tab will not get damaged.



7.13.4 20 Pin Secondary Expansion Connector (J6)

The 20-pin secondary expansion connector provides additional GPIO and Analog Inputs to the SYG-70CP, as well as an additional 5V power pin and three ground pins. The connector (Omron PN: XF2M-2015-1A) provides a small footprint and allows for 20 additional signals for an expansion board.

Recommended 20 pin cable: Molex 21020-0209

Important signals to note on the Secondary Expansion Connector are:

- SCI Port
- GPIO
- GTIOC
- Multiple Analog Inputs
- Multiple IRQ Signals
- 5V Power
- Ground




Figure 57 - Secondary Expansion Connector Schematic



- 1) Prepare to insert the 20-pin cable by orienting the cable to where the pins are face down.



- 2) Flip up the black locking tab to prepare the socket to accept the cable.



- 3) Insert the cable into the port as far as it will easily go.



- 4) Press down on the black locking tab until it locks the cable firmly in place.



1) The cable black locking tab should be down initially.




2) Flip up the black locking tab to prepare to remove the cable.



3) Remove the cable from the socket.



4) Press down on the black locking tab so the tab will not get damaged.




7.13.5 10 Pin Alternate Power & Comm Interface

The SYG-70CP features a 10 pin alternate power & communication interface (Hirose DF13) to allow for I2C, SPI, IRQ, and Power to be quickly connected externally. This connector provides enhanced flexibility for your design.

1	P202_MISO9A_MISOBA_IRQ3-DS	6	Ground
2	P203_MOSI9A_MOSIBA_IRQ2-DS	7	Ground
3	P204_SCK9A_RSPCKBA	8	P511_CRX1B_RXD4B/SCL4B_SDA2_IRQ15
4	5V Input	9	P512_CTX1B_TXD4B/SDA4B_SCL2_IRQ14
5	5V Input	10	P015_AN006_DA1_IRQ13

Note: If connecting devices to this connector, the 5V power (J5 pins 4 and 5) should be a power INPUT to the SYG-70CP only. Do not use this connector to power external devices



ALTERNATE POWER & COMM INTERFACE


Figure 58 - Alternate Power & Communication Schematic



8 Security – TO136 Secure Element

The TO136 Secure Element is connected as an I2C peripheral to the Renesas Synergy S7G2 MCU (Microcontroller Unit) of the SYG GUI, and features:

- Securely hosting certificates, secret keys and other customer data
- Handling of cryptography functions
- Personalization with certificates and secret keys



The TO136 is based on the state-of-the-art secure hardware designed for connected devices, featuring:

- 136KB secure flash / 4KB secure RAM
- 2.8mA active mode
- Tiny DFN6 3x3mm package
- I2C fast mode plus
- Mutual authentication to server (TLS and derivatives) or to off-line device
- TRNG: True Random Generator
- Asymmetric Cryptography: Elliptic Curves P256
- Symmetric Cryptography: AES, 3DES and SHA
- On-board Key generation
- MAC / HASH / signature

The SYG product family provides licensed drivers and other software from ubiqiOS Technology, <https://www.ubiquiotechnology.com/>, to make interfacing with the TO136 extremely easy, thus reducing your time to market.



9 Programming Methods

The SYG-70CP features two programming headers allowing for JTAG, Single Wire Debug (SWD), or SCI Boot mode. This allows for a flexible and fast programming of software onto the SYG-70CP & SYG-70CR. The Boot mode is determined by the state of the MD pin, which is available on the 9-pin Cortex-M Mini JTAG header.

SCI Boot mode must be done via the 9-pin Cortex-M Mini JTAG Header.

JTAG and SWD modes can use both the 9-pin Cortex-M Mini JTAG Header and the Tag-Connect TC2050-IDC footprint.

9.1 JTAG / SWD

The MCU debug system includes two CoreSight™ Access Ports (AP):

- AHB-AP, which is connected to the CPU bus matrix and has the same access to the system address space as the CPU
- APB-AP, which has a dedicated address space (OCD address space) and is connected to the OCD register




Figure 59 - JTAG Block Diagram

The MCU must be in Single Chip Mode for JTAG / SWD to operate (MD = 1).




Figure 60 - JTAG Mode Selection Diagram



<u>Name</u>	<u>I/O</u>	<u>P/N</u>	<u>Width</u>	<u>Function</u>	<u>When not in use</u>
TCK/SWCLK	Input	Pos.	1 bit	JTAG Clock Pin	Pull-up
TMS/SWDIO	I/O	Neg.	1 bit	JTAG TMS Pin Serial Wire Data in/out pin	Pull-up
TDI	Input	Pos.	1 bit	JTAG TDI Pin	Pull-up
TDO/SWO	Output	Neg	1 bit	JTAG TDO Pin Multiplexed with Serial Wire output	Open

9.2 SCI Boot

In this mode, the on-chip flash memory programming routine (SCI boot program), stored in a dedicated area within the MCU, is used. The on-chip flash, including code flash memory and data flash memory, can be modified from outside the MCU by using a universal asynchronous receiver/transmitter (UART) SCI.

In boot mode, the host sends control commands and data for programming, and the code and data flash memory area are programmed or erased accordingly. An on-chip SCI handles transfer between the host and the MCU in asynchronous mode. Tools for transmission of control commands and the data for programming must be prepared in the host. When the MCU is activated in boot mode, the embedded program for serial programming is executed. This program automatically adjusts the bit rate of the SCI and controls programming and erasure by receiving control commands from the host.

The USB cable must not be connected on reset release.

<u>Pin Name</u>	<u>I/O</u>	<u>Applicable Modes</u>	<u>Function</u>
MD	Input	SCI Boot Mode USB Boot Mode (Serial Programming Mode)	Selection of Operating Mode
P110/RXD9	Input	SCI Boot Mode	For host communication, to receive data through SCI
P109/TXD9	Output	SCI Boot Mode	For host communication, to transmit data through SCI







Figure 61 - SCI Programming Flow Diagram

10 Additional Information

10.1 UbiquiOS Wireless Stack

The SYG-70CP features modules powered in part by software solutions from UbiquiOS™ Technology Limited. They provide a compact, integrated, interoperable, secure and easy-to-use embedded wireless stack that shortens time-to-market for applications implementing low-cost and low-power wireless connectivity. The ubiquiOS™ stack supports a wide range of microcontrollers, radio technologies, real-time operating systems (RTOS), including bare metal environments, and cloud solutions. UbiquiOS™ is based in Silicon Valley and New Zealand. For more information, please visit www.ubiquiostechology.com

ubiquiOS™ provides a broad spectrum of functionality, including:

- Efficient embedded interface drivers for low-cost high-performance Wi-Fi transceivers
- Flexible Wireless LAN (Wireless LAN) upper Medium Access Control (MAC) and MAC Sublayer Management Entity (MLME) implementations, providing standards-based WLAN connectivity in various device roles
- A light weight dual-mode Bluetooth stack, including support for both Bluetooth Classic and Bluetooth Low Energy
- A 2/3/4G cellular modem manager and Point-to-Point Protocol (PPP) endpoint
- Ethernet networking support
- A full low-resource TCP/IP network stack, including key auxiliary protocols for both client and server roles
- Broad range of upper-layer network protocols and services, including Network Time Protocol (NTP) client, Hypertext Transfer Protocol (HTTP) client/server, Universal Plug and Play (UPnP), Zeroconf/Bonjour (DNS-SD/mDNS), Domain Name System (DNS) resolver, Message Queue Telemetry Transfer (MQTT) client and others
- Cloud connectivity agents allowing simple integration with platforms such as Microsoft Azure IoT Hub, Amazon AWS IoT, IBM Bluemix, etc.
- Strong cryptography, link and transport layer security (including TLS v1.2 with Online Certificate Status Protocol (OCSP) and hardware secure element integration) for authentication and privacy in network communications, and for application-specific requirements
- An extensible “test engine” which allows implementation of scripted test of ubiquiOS-based products for validation, interoperability test, and certification
- Powerful libraries to facilitate easy application and protocol development in a resource- constrained environment, including for packet and stream management
- An efficient and lightweight operating system abstraction layer including memory management, and timer/task services to enable fastest time to market on an otherwise bare-metal system, or easy integration within a third-party operating system or application framework

10.1.1 ubiquiOS License Key

During factory production of the SYG modules, FDI programs a ubiquiOS License Key into the S7G2 Data Flash. This License Key enables all functionality of the ubiquiOS software. The license key is located at address 0x4010FF80 (Data Flash Block 1022). If you somehow erase the license key from this location, you must replace it prior to using



ubiquiOS software. If you do not know how to determine your ubiquiOS License Key, send a support email to support@TeamFDI.com and ask.

10.2 70-pin Breakout Expansion Board

The SYG-70CP Development Kit includes a 70-pin breakout expansion board ([UEZGUI-EXP-BRKOUT](#)) with optional RS232. This board allows for easy prototyping of hardware for use with FDI's GUI Family of products. The expansion board features an optional RS232 port for PC communications, and has load options to support the use of Flash Magic as an ISP programmer. Optional Power status LEDs, and DC Power Jack are also available.

Also included is a 50 pin & 20 pin flex cable to connect the EXP-BRKOUT board to the SYG-70CP.




Figure 62 - EXP BRKOUT Board

Note: The EXP-BRKOUT board includes a microSD card slot. However, this microSD card slot is NOT compatible with the SYG-70CP, so just use the microSD card slot native to the SYG-70CP.

10.3 Additional Expansion Board Support

FDI offers additional expansion boards for our GUI based products, with compatibility determined on a per-product basis.

The EXP1 Expansion board (available from www.teamfdi.com/product-details/uezgwi-exp1) is one example expansion board that provides:

- 50-pin I/O Connection
- RS232/RS485 Serial Communication via DB9
- USB Host and USB Device
- 10/100 Ethernet with status LEDs
- DC Power Jack for external wall power
- 3.3V and 5V Power LEDs

Other expansion boards may be available to meet the needs of your project. For more information, visit www.teamfdi.com or contact us at <http://www.teamfdi.com/support/>



Figure 63 - EXP1 Expansion Board

10.3.1 Configuration Data in Data Flash

The following information is put into non-volatile flash during factory programming:

- ubiquiOS License Key (99 bytes)
- Valid Configuration (1 byte)
- Major Hardware Version (1 byte)
- Minor Hardware Version (1 byte)
- MAC Address (1 byte)
- ubiquiOS Key Number (9 bytes)
- Serial Number (6 bytes)
- Reserved (5 bytes)

This data is saved in the following structure:



```
typedef struct {
    uint8_t iUbiquiosKey[99];    // 99
    uint8_t iValidConfigurations; // 100
    uint8_t iHWMajor;           // 101
    uint8_t iHWMinor;           // 102
    uint8_t iMACAddress[6];      // 108 Not Assigned to SYG units yet
    uint8_t iUbiquiosKeyNumber[9]; // 117
    uint8_t iUnitSerialNumber[6]; // 123
    uint8_t iReserved[5];        // 128
}T_ConfigurationData;
```

Configuration data is stored at the first 128 bytes starting at 0x4010FF80.



11 Support

11.1 Where to Get Help

Online technical support is available at <http://www.teamfdi.com/support/>

11.2 Useful Links

- SYG-70CP Product Page: <http://www.teamfdi.com/product-details/syg-70cp-dk>
- Future Designs, Inc. Forums: http://www.teamfdi.com/?post_type=forum
- Renesas Synergy Gallery: <https://synergygallery.renesas.com>
- SEGGER J-Link LITE: <https://www.segger.com/jlink-lite-cortexm.html>
- Renesas Forums: <http://www.renesasrulz.com/>
- UbiquiOS Technology: www.ubiquiotechnology.com

